[1]
S. Shah, “Blueprints for SoC Integration: Reusable IP, Packetized Fabrics, and Test-Ready Platforms”, Int. J. Intell. Syst. Data Sci., vol. 1, no. 3, Jun. 2026, doi: 10.67231/7dhz5r03.